Design of binary weighted DAC for asynchronous ADC with improved slew rate and with calibrated size of capacitors by Qianhua Ling & Mohammad Asif Ikbal
 
 ISSN PRINT 1392-8716, ISSN ONLINE 2538-8460, KAUNAS, LITHUANIA 1859 
Design of binary weighted DAC for asynchronous ADC 
with improved slew rate and with calibrated size of 
capacitors 
Qianhua Ling1, Mohammad Asif Ikbal2 
1Information Engineering, Xi’an Mingde Institute of Technology, Xi’an, 710124, China 
2Electronics and Electrical Engineering, Lovely Professional University, Punjab, India 
1Corresponding author 
E-mail: 1qianhualing3@gmail.com, 2asif.22797@lpu.co.in 
Received 9 June 2020; received in revised form 9 July 2020; accepted 19 September 2020 
DOI https://doi.org/10.21595/jve.2020.21523 
Copyright © 2020 Qianhua Ling, et al. This is an open access article distributed under the Creative Commons Attribution License, which 
permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. 
Abstract. This work proposed a binary-weighted Digital-to-Analog Converter (DAC), which is 
designed to be used in Asynchronous successive approximation register (SAR) based Analog-to-
digital converters (ADCs) specifically and in other relevant operations .The design has yielded an 
improved slew rate, and it is less prone to noise as the size of capacitors is taken in accordance 
with KT/C noise calculation. For achieving all mentioned goals, and to restrict the size of DAC, 
within suitable dimensions charge scaling DACs are used. One more advantage of this design is 
its accuracy, further it does not require op-Amps for its operation. Results of statistical simulation 
and mathematical consideration are published which depicts the supremacy of the design. A high-
resolution DAC designed for this specific purpose has to have special consideration for the effect 
of local mismatch, parasitic and matching of the capacitors, for that, the common-centroid 
approach has been followed. This design has displayed a high resolution with small unit 
capacitances and that too without expensive factory calibration. 
Keywords: analog-digital conversion, calibration, CMOS integrated circuits, noise, digital to 
analog converter, binary weighted DAC. 
1. Introduction 
1.1. Asynchronous SAR ADC Principle  
A very basic form of Asynchronous SAR ADC consists of five blocks namely, a Sample and 
Hold (S/H) Circuit, a Comparator, an asynchronous logic block, a Successive Approximation (SA) 
Register and a DAC. In the conventional SAR ADCs, due to comparator metastability, the time 
period of external clock is kept to give sufficient time to comparator even for the worst case of 
comparison [1].  
In asynchronous operation, it is intended that this overhead time is reduced or vanished. This 
is possible if comparator instead of waiting for the next clock edge will generate its own clock to 
trigger SA register for next level of comparison. 
Fig. 1 demonstrates the concept involved in asynchronous data processing in SAR ADC. As it 
can be seen that no fixed amount of time is dedicated to each conversion step; instead, comparison 
time is made to vary in amount depending upon the comparator resolving time. In this way, 
asynchronous processing speeds up to the overall rate of conversion of ADC. 
For adapting these changes each sub-block of conventional SAR-ADC is to be configured. The 
proposed work focuses on the modification of DAC. In asynchronous operation, although a finite 
time will remain associated with DAC settling, the resolving time for the comparator is no longer 
fixed. So, in its architecture, the DAC settling time starts immediately after the comparison is  
done. The time elapsed by the comparator's comparison varies from case to case. This is how the 
ADC can produce an output as soon as a bit is decided. This can also reduce the overhead time 
required for the conversion and thereby increases speed. 
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Fig. 1. Asynchronous operation [1] 
1.2. Background and motivation 
Binary weighted DAC [2] are widely used in wideband applications, it is also a key building 
block of the asynchronous SAR-ADC [3-5], which is rapidly gaining popularity because of its 
high-speed. In all these applications, settling time of the DAC often limits the speed of operation. 
Hence leads a requirement of improving the settling time [6]. 
Further to reduce the size of DAC, various placement methods of the capacitive array have 
been reported. For example, the heuristic search approach, intended to increase the degree of 
depressiveness in the layout but the placement might not have a common-centroid arrangement 
and thus resulting a systematic mismatch [7, 8]. 
The proposed DAC structure is a tradeoff between speed and area, and that too have a reduced 
settling time. It combines the features from the Binary weighted DAC and charge-redistribution 
DAC. 
One more approach trading area with speed was proposed by [9]. However, it requires double 
the area for capacitor, in comparison with the proposed design and requires an operational 
amplifier (Op-Amp) with a large feedback capacitor for voltage division. Whereas, in the proposed 
model there is no requirement of Op-Amp. [10].  
1.3. Paper structure 
The structure of the paper is as follows. In Section 2, Challenges in the designing of DAC and 
in calibration of capacitor size are discussed. Based on that a principle for a calibrated structure 
for the designing of DAC suitable for Asynchronous SAR ADC is discussed. In Section 3 the 
working of proposed model is explained. In Section 4 the schematic of the proposed design is 
presented, and with the help of Tanner EDA tools layout of the proposed design is drawn, and 
simulation results are obtained. In the last section, the transfer function of the proposed DAC is 
represented, and paper is concluded. 
2. Challenges in the designing of DAC and in calibration of capacitor size. 
In designing process, the small size of capacitor is always desirable because it will reduce the 
area of the device, consumes less power, and will result in a fast conversion. Along with large 
number of capacitors are required for achieving high resolution, and in that case voltage accuracy 
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will become more critical and that depends on the capacitance. Further, there are challenges 
associated with the smaller capacitance like KT/C noise and mismatch. 
2.1. KT/C noise  
KT/C noise represents a particular case of thermal noise of a resistor and generally result from 
the low pass filter formed by parasitic resistance and capacitor and is given by Eq. (1): 𝑣  = 4𝑘𝑇𝑅Δ𝑓. (1)
As it can be seen from Eq. (2), that the noise is independent of resistance and inversely 
proportional to the value of capacitance. This value of capacitance is the accumulative value of all 
the capacitance present in the DAC: 𝐶 =  𝐶  = 2 𝐶 , (2)
where, 𝐶  is representing the unit capacitance. For reasonable and acceptable operation of DAC 
the KT/C noise should be less than the least significant bit, and generally assumed to be the half 
of the value of 𝑉 , Hence: 
𝑉 = 𝑉2  ≫ 𝑣 = 12 .𝑉2 . (3)
From the Eq. (3), the value of resolution 𝑁 can be written as a function of 𝐶  as: 
𝑁 𝐶 = 2𝑙𝑑 𝑉2 𝐶𝑘𝑇 . (4)
The relationship presented in Eq. (4) is plotted in Fig. 2 that depicts, KT/C noise is not the 
limiting problem for DCA architecture.  
2.2. Matching 
Mismatch of the unity cell is generally a reason for non-idealities caused, during the process 
of production. This majorly includes dielectric thickness and varying capacitor size. Further, the 
parasitic of the capacitors and even there wiring can affect the capacitance of each unit capacitor. 
All these effects can be described using a single term “capacitance standard variation” 𝜎  if 
normal distributions of the capacitors are assumed. The important point is to note that if one 
chooses increasing capacitance, e.g. common centroid approach, as in this case, this 𝜎  decreases 
due to law of area according to the Eq. (5): 𝜎𝐶 =  𝐴√𝑊𝐿, (5)
where, 𝐴  is technology-specific constant. 
3. Theoretical analysis and development 
The implemented Capacitive DAC used in Asynchronous SAR ADC design is shown in Fig. 4 
and Fig. 7 the proposed work have used two different configurations, namely, the Binary-
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Weighted Capacitive DAC and the charge scaling Capacitive DAC using combination of two 4 
bit charge scaling DAC. 
 
Fig. 2. Achievable resolution for conventional CSA architectures due to kT/C noise, 𝑇 = 300 K [11] 
The architecture of Binary Weighted Capacitive DAC comprises of parallel connected 
capacitors [12] without any Op-Amp. The output of DAC is given by: 𝑉 = 𝐾𝐷𝑉  , (6)
where, 𝑉  is the analog output voltage, 𝑉   is the reference voltage, 𝐾 is the factor and 𝐷 is 
the digital word 𝐷 given by equation: 
𝐷 = 𝑏2 𝑏2 𝑏2 ⋯ 𝑏2 , (7)
where, 𝑁 is the number of bits of the digital word,  
The working of the capacitive DAC array of 5 bit is shown in Fig. 3 in which charging and 
discharging of capacitor is involved. For simplicity analog input voltage 𝑉  has been taken as 
0.34 V while reference voltage as 1.2 V. In the reset phase all the capacitors are connected through 
ground so as to nullify charge in them. When the switch is connected to 𝑉  voltage i.e. in the 
sampling phase, capacitor switch s1 is made to turn ON so that this capacitor is charged by 𝑉  
voltage while other capacitors switches remained disconnected. In the next phase, switches s1 and 
s2 of capacitors C1 and C2 respectively are closed as shown in Fig. 3(c). These capacitors are now 
charged by 𝑉  /2. Comparator compares the applied analog input voltage value with analog 
output of DAC. Comparator gives the output as logic 1 if 𝑉 𝑉  and vice versa. In the next 
state, capacitor C1 is made to disconnect from switch s1 and capacitor c2 and c3 are now 
connected through switches to charge them 𝑉  /4 individually. In this way, corresponding steps 
are iterated with new clock cycle. 
4. Design and development 
4.1. Capacitive DAC Schematic (BWC) 
The binary weighted capacitors are employed to make a Capacitive Digital-to-Analog 
converter. Fig. 4 shows the DAC circuit diagram as used in ADC. In the case of binary weighted 
capacitive DAC the value of each capacitor leg increases from C to 2 C on moving from LSB 
to MSB. Out of various available options to implement DAC the chosen approach yields most 
accurate design. Also, it does not require op-amps for its operation. 
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Fig. 3. Working of DAC 
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Again, capacitive DAs are of various types but only binary weighted configuration is chosen 
because of its linearity of output. Also, the value of unit capacitor used in DAC is chosen to be 
17.6fF so as to minimize the effect of thermal noise.  
Capacitors are easier to fabricate and far more accurately reproduced with respect to resistors. 
Area of capacitors cannot be taken very large because this with increase overall area of DAC and 
hence area of ADC. Lower limit of capacitor area is decided by thermal noise value (KT/C). This 
noise should not be greater than half of the LSB for proper functioning of DAC. 
CDAC cannot give precise output voltage as it is expected because of the unavoidable 
manufacture induced capacitor mismatch. As the capacitor size increases capacitor mismatch 
decreases. Capacitor mismatch is inversely proportional to the square root of area. A large value 
unit capacitor is generally demanded to keep capacitor mismatch down. Therefore, the unit 
capacitor value in the Asynchronous SAR ADC has been taken larger than what is expected by 
the kT/C (thermal) noise calculation. Large capacitors not only engage more chip area, but it also 
costs more power to switch the capacitors between Vref and the ground. So, a moderate value of 
capacitance has been chosen and 17.6fF unit capacitor is used for CDAC. This capacitor size is 
decided so as to keep KT/C (thermal) noise within half LSB limits. 
 
Fig. 4. BWC DAC schematic 
4.2. Capacitive DAC layout (BWC) 
The layout of 8 bit Capacitive DAC has been sketched in L-Edit SCN3ME_SUBM 0.5 um 
technology and shown in Fig. 5. The common centroid approach is followed to design the layout 
of Capacitive DAC [13]. In order to suppress effects of systematic mismatch [14, 15] and to 
achieve least mismatch among repetitive structures, designers usually choose a common-centroid 
layout structure [16]. 
In common-centroid distribution, it is intended that the center of each capacitor leg (which is 
made up of unit capacitors of 17.6fF value) must either coincide or lie as close as possible with a 
common center of whole DAC. This brings out symmetry in the design and hence reduces 
symmetrical error. In the Fig. 5 distribution of unit caps over the whole area of DAC has been 
shown. Here a unit capacitor is referred to as ‘C’ with its suffix denoting the leg to which it  
belongs. For example, unit capacitor C5 (𝑛 = 5) belongs to 5th leg of DAC and is a part of  2 = 24 = 16 capacitors in that leg. 
The value of each unit capacitor of charge scaling CDAC is 17.6fF which is in agreement with 
KT/C noise calculation and the values of capacitors from LSB to MSB vary in multiple of 17.6fF. 
The type of capacitors used in CDAC layout is double polysilicon capacitor [17]. In Fig. 6 
capacitor C0 is dummy capacitor while other capacitors from C1 through C8 are for LSB to MSB 
respectively. The capacitance per unit area of poly-poly2 overlap in AMI 0.5 m technology is 
950 aF/μm2 [18].  
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Fig. 5. BWC DAC layout 
 
Fig. 6. Unit capacitor distribution in DAC 
4.3. Capacitive DAC schematic (using Sub DACs) 
Although the Binary Weighted Capacitive DAC had various advantages but in order to reduce 
more area of ADC, Implementation is carried out using another type of DAC. This implemented 
DAC is made up of two 4 bit charge-scaling subDAC [17]. 
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The schematic of this DAC is shown in Fig. 7. Note that value of scaling capacitor is very 
critical in deciding the linearity of output characteristics of this DAC. 
The value of scaling capacitor has been kept so that the LSB array can terminate the MSB 
array with an equivalent capacitance of 𝐶. Mathematically it can be found that: 
𝐶 = 11𝐶𝑠 116𝐶, (8)
where 𝐶𝑠 is value of scaling capacitor and 𝐶 is unit capacitor [17]. 
 
Fig. 7. DAC Schematic using two 4 bit subDACs 
4.4. Capacitive DAC layout (using subDACs) 
Similar approach has been followed in designing the layout of this 8 bit DAC. Common 
centroid structure of a 4-bit DAC has been used in this layout as shown in Fig. 8. 
 
Fig. 8. DAC Layout using two 4 bit subDACs 
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4.5. DAC switch schematic and layout 
Switches are connected to all unit capacitors from MSB to LSB and are used to charge or 
discharge the capacitors according to control voltage. This control voltage, applied individually 
to each capacitor-leg switch is governed by digital output of SA register. 
Fig. 9. Schematic of switch 
 
Fig. 10. Layout of switch 
As shown in Fig. 9, the switch used for DAC switching operation has been implemented using 
two simple transmission gates. The control voltage has been applied to decide whether connect or 
disconnect a particular capacitor leg from reference voltage applied to DAC. If control voltage is 
HIGH then, OUT node get connected to reference voltage applied, and if it is LOW, then OUT 
node get connected to ground. Fig. 10 represents the layout of switch.  
5. Simulation result of capacitive DAC 
5.1. Transient analysis 
Fig. 11 shows the transient response of the proposed DAC, Fig. 11(a) shows the transient 
response of 8 bit Binary Weighted Capacitive DAC and Fig. 11(b) is showing the transient 
response of another designed in which 8-bit DAC is made up of two 4 bit charge-scaling subDAC. 
The layout of both the designs were drawn using S-Edit of Tanner EDA and the simulation results 
were obtained using T-Spice. The implementation was carried out in a 0.5 μm CMOS Technology. 
The DAC is subjected to all the possible digital inputs starting from [00000000] to [11111111]. 
The reference voltage applied to DAC is 5 V. The size of unit capacitor used is chosen as 17.6fF 
that is in accordance with the KT/C noise ratio. As can be seen from both the figures that transition 
is almost same whether one uses subscaling DAC or Binary weighted DAC where they are 
different from designing point of view. One can use any of the proposed architecture depending 
on the availability of the space. 
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a) BWC DAC output waveform 
 
b) DAC using subDAC output waveform 
Fig. 11. Transient analysis  
5.2. DNL and INL plot  
Fig. 12 is showing the differential nonlinearity (DNL) and integral nonlinearity (INL) plot 
corresponding to the transients depicted in Fig. 11. The INL and DNL plot was drawn to check 
the nonlinearity errors and that happen to be less than ±0.6 LSB, that make the proposed DAC 
more significant.  
 
Fig. 12. DNL and INL plot 
 
Fig. 13. DAC settling 
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5.3. Settling time 
Fig. 13 shows the Settling time in data conversion system plays very important role as various 
analog operations follow a sequence and completion of the preceding state must be ensured before 
the starting of next state. By definition, it’s the time required by the converter to settle for its final 
output value and it should be as low as possible. In Fig. 13 the settling behaviour of the proposed 
DAC is shown. The 𝑥-axis is representing time in Nanosecond and 𝑌-axis is representing voltage 
in Volte. As it can be seen from the transitions shown in figure that the proposed approach has 
achieved a DAC settling of 2.48 V within 400 ns, which is comparatively very less in comparison 
with the available DACs in the market [19].  
6. Conclusions 
In the proposed work, its been diagnosed that the effect of KT/C noise is limited in the 
designing of DAC. Whereas matching plays a crucial rule in designing. Based on that a calibrated 
value of unit capacitor is chosen and designing of DAC is completed in two different 
configurations namely BWC and sub-DACs. from the layout of these design using Tanner EDA 
tool, one can see the area consumed is comparatively less. Transient of both the design is plotted 
and depicts high resolution and speed when compared with the available designed of DAC for 
asynchronous SAR ADC. The INL and DNL plot has ensured the linearity of the proposed 
designed and output settling has shown that the output is settling fast enough to make the design 
unique and fast. As a future work one may implement the design with SAR-ADC to further ensure 
the effectiveness of the design.  
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